0
TECHNICAL PAPERS

Design of a Lightweight Hyper-Redundant Deployable Binary Manipulator

[+] Author and Article Information
Vivek A. Sujan, Steven Dubowsky

Department of Mechanical Engineering, Massachusetts Institute of Technology, Cambridge, MA 02139

J. Mech. Des 126(1), 29-39 (Mar 11, 2004) (11 pages) doi:10.1115/1.1637647 History: Received July 01, 2002; Revised June 01, 2003; Online March 11, 2004
Copyright © 2004 by ASME
Your Session has timed out. Please sign back in to continue.

References

Figures

Grahic Jump Location
Potential BRAID applications—coring rock samples 4
Grahic Jump Location
BRAID design concept, (a) Assembled structure; (b) Single parallel link stage final design
Grahic Jump Location
Detent based binary joint 46
Grahic Jump Location
ith parallel link stage, (a) Physical parallel link stage; (b) diagrammatic representation
Grahic Jump Location
Projection of section ABCD from Figure 4
Grahic Jump Location
Projection of section EFGH from Figure 4(b)
Grahic Jump Location
One stage of the BRAID, showing its eight binary configurations.
Grahic Jump Location
Position workspace of 5 stage BRAID element (BRAID element base center=origin)
Grahic Jump Location
Inverse kinematics solution times for various algorithms.
Grahic Jump Location
Average errors vs. number of DOF for different algorithms (100 samples per DOF), (a) displacement error; (b) angular error
Grahic Jump Location
Error distribution for a 15-stage BRAID (100 samples), (a) displacement error, (b) angular error
Grahic Jump Location
Search algorithm convergence for a single target point for n-staged BRAIDs, (a) Genetic search convergence; (b) Combinatorial search convergence
Grahic Jump Location
Endpoint positioning and avoiding obstacles 4
Grahic Jump Location
Spline curve to match (see text for description)
Grahic Jump Location
Average r.m.s. displacement error vs. number of BRAID stages (100 samples)
Grahic Jump Location
Error distributions for a 50 staged BRAID (100 samples)
Grahic Jump Location
SMA power and control bus, (a) Overview of actuator control electronics; (b) Power/control bus decoder architecture
Grahic Jump Location
SMA power bus address decoding and latching electronics
Grahic Jump Location
Experimental platform of BRAID

Tables

Errata

Discussions

Some tools below are only available to our subscribers or users with an online account.

Related Content

Customize your page view by dragging and repositioning the boxes below.

Related Journal Articles
Related eBook Content
Topic Collections

Sorry! You do not have access to this content. For assistance or to subscribe, please contact us:

  • TELEPHONE: 1-800-843-2763 (Toll-free in the USA)
  • EMAIL: asmedigitalcollection@asme.org
Sign In